A fast-locking, high-precision and low-jitter pulsewidth control loop for high-speed pipelined ADC is presented. Only through controlling the delay of rising edge to adjust duty cycle, the clock jitter could be suppressed greatly. An improved charge pump with a follower circuit and self-biased loop was designed to decrease the voltage ripples for higher accuracy and lower jitter. A start-up circuit was adopted to enable the pulsewidth control loop (PWCL) lock rapidly. Using SMIC 0.18 µm 3.3 V CMOS Spice process model, the simulation results show that within 180 ns the PWCL can lock the clock duty cycles for the accuracy of 50 ± 1% with 10%∼90% input duty cycle from 50 MHz to 250 MHz. The rms-jitter is 73 fs at 250 MHz. Keywords: pipelined ADC, PWCL, fast-locking, low-jitter Classification: Integrated circuits 
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Introduction
To meet the demand of high-speed CMOS VLSI circuits, many high-speed ADCs adopt double data rate (DDR) technology [1, 2, 3, 4, 5] to obtain large data throughput. Compared to other ADCs, pipelined ADC has obvious advantages in speed, precision and power dissipation. In the design of pipelined ADC, the system clock optimization for low jitter and high accuracy can be both challenging and rewarding. The PWCL mechanism is developed to solve this problem perfectly. Conventional PWCL [1] which adjusts the duty cycle by controlling the delay of rising and falling edges has a high jitter and long locking time. The fast-locking PWCL [2] can achieve a faster locked and presentable output duty cycle. However, it requires exact 50% duty cycle of the clock signal and a voltage-difference-to-digital converter (VDDC) which costs larger chip size and more power consumption. Another PWCL [4] using second order passive loop filter has a lower power consumption, but chip area and loop stability are unavoidable problems.
In this paper, a new PWCL circuit is proposed, which introduces a startup circuit to obtain a fast-locking. Moreover, an improved charge pump is used to reduce the ripple voltage for higher accuracy and lower jitter. The clock jitter could be greatly suppressed and the complication of circuit could also be reduced only through controlling the delay of rising edge to adjust duty cycle. A typical implementation of the topology is suggested and its performance results are described.
Overall circuit description
The proposed PWCL architecture is shown in Fig. 1 (a) . It consists of the control stage (CS), charge pump loop (CPL), delay stage (DS), start-up circuit (SC), rising edge generator (RG), rising edge differentiator (RD) and falling edge differentiator (FD). For different applications, the PWCL is used in either duty-cycle tracking mode or duty-cycle correction mode. The choice for mode is controlled by signal enable. In duty-cycle tracking mode, the charge pump loop, delay stage, start-up circuit and rising edge generator don't work so as to reduce the power dissipation. Meanwhile, the output cycle, which is the same as the input duty cycle, is maintained. The timing diagram for duty-cycle tracking mode is show in Fig. 1 (c) . In duty-cycle correction mode, the falling edge differentiator generates a pulse at every rising edge of the input signal and the pulse has specific width, equal to the transmission delay of several inverters. The pulse triggers the control stage to generate the falling edge of output clock. With a fixed-delay falling edge, the PWCL initialized by start-up circuit has the biggest duty cycle in the first correction period, and then adjusts the duty cycle by controlling the delay of a low-level pulse which triggers the control stage to generate the rising edge. The low-level pulse up2 generated from the rising edge generator is affected by the delay stage, which controlled by the voltage V C generated from charge pump loop. The timing diagram for duty-cycle correction mode is show in Fig. 1 (d) . 
Key circuits implementation and analysis
The circuit structure of charge pump loop is shown in Fig. 1 (e) . The charge pump loop mainly consists of an improved charge pump, low-pass filter and single-stage amplifier. The charge pump converts duty cycle into current, which charges or discharges capacitor CP of the low-pass filter. The low-pass filter changes the current signal to voltage signal V C1 , finishing a current-tovoltage conversion. The voltage V C1 is applied on the single-stage operational amplifier to produce a control voltage V C for the delay stage, thereby generating delay time to change the duty cycle to the target ratio. The ripple of control voltage V C determines the jitter and the duty cycle error of the output clock. The performance of charge pump influences the ripple of V C directly. Among all the non-ideal factors affecting the performance of charge pump, current mismatch and charge sharing have a heavy effect.
To obtain a perfect current matching characteristic, we propose an improved charge pump which adopts combined charge pump and self-biasing technique to guarantee the sourcing/sinking current matching. The combined charge pump structure uses the complementary signals clkout+ and clkout− as inputs. The voltages in nodes A and B can be kept nearly constant leading to constant current/sink without being affected by short channel modulation.
In addition, using the self-biasing technique, the biasing voltage for current source/sink in charge pump is determined by the current mirror loop composed by M5, M6, M13 and M14. Thus I CP = kI OP , where k is equal to the size ratio of M5 and M13, M6 and M14. Self-biasing avoids the need of external biasing circuits, which can require special bandgap bias circuits, by generating all of the internal bias voltages from each other so that the bias levels can be completely determined by the operating conditions.
Charge sharing effect could cause a jump of the output voltage V C1 , which will lead to larger ripples of V C , worse jitter performance and duty cycle accuracy. This paper gives a new structure with a follower circuit between two sides of charge pump. The voltage V C1 is applied as input of M10, while M8 used as current source load. Diode-connected device M9 could give a voltage level shift to the node S. Since M9 and M10 have the same size, we have
As a result, if all four switches turn off, the drain voltages of M1, M2, M3 and M4 will be held to equal. Therefore, it won't produce the jump phenomenon in the nodes A and B. So the charge sharing problem can be eliminated.
The schematics of single-stage amplifier in charge pump loop, delay stage and the buffer in rising edge generator are shown in Fig. 1 (f) . By controlling the discharging speed of C1 in delay stage, the PWCL can adjust the duty cycle of output clock to a precise 50% duty cycle.
The delay stage consists of the inverter with V C as control voltage, the capacitor C1. The buffer with positive feedback generates the pulse with steeper edges, which triggers the rising edge generator to give a low-level pulse that brings the rising edge of output clock. Since I ctrl is inverse to V C1 , in the process of output duty cycle approaching to 50%, V C1 increases and I ctrl decreases gradually. After arriving at 50%, V C1 and I ctrl will keep stable.
The linear model of the proposed PWCL is shown in Fig. 1 (b) , and D in is the input duty cycle, D out is the output duty cycle, K CP is the charge pump gain, A 0 and w p is the gain and dominant pole of the single-stage amplifier respectively, K CS is the control stage gain, K DS is the delay stage gain, K IC is the gain of inverter chain, C is the low-pass filter capacitor. Since w p locates at very high frequency, the influence of w p can be ignored. The locking time analysis approximates first-order system. The closed-loop transfer function can be expressed as follows:
The step response for the first-order system can be expressed as follows:
where ΔD out denotes the variety of output duty cycle in the step response. When the duty cycle error is below 1% in 250 MHz, in the proposed PWCL,
Considering of the demand of locking time and accuracy, the capacitor of the low-pass filter C = 8 pF. After being initialized by the start-up circuit, the output duty cycle changed from 25% to 50 ± 1%, the settling time T S can be solved from Eq. (2). The locking time T LOCK = T START + T S , where T START is the pulse width of start signal from start-up circuit. Because of the delay of start-up circuit elements and input clock, in the real situation, for the different input duty cycle in different frequency, the locking time of PWCL is approximately below 180 ns when the duty cycle arrives at the accuracy of 50 ± 1%.
Experimental results
The proposed PWCL is implemented using the SMIC 0.18 µm 3.3 V CMOS process. The proposed PWCL can modulate the input clock with 10%∼90% input duty cycle from 50 MHz to 250 MHz, and get the output clock for the accuracy of 50 ± 1%. The simulation results of the proposed PWCL are summarized in Fig. 2 (a) . The frequency of the input is 50 MHz, 100 MHz and 250 MHz, and the duty-cycle range is from 10% to 90%. Since the usage of improved charge pump, the current mismatch and charge sharing effects are suppressed greatly. The smaller voltage ripple at V C leads to lower jitter at output clock. Fig. 2 (b) shows the peak-to-peak and rms-jitter for the 250 MHz output clock at 640 fs and 73 fs through eye-diagram analysis. Fig. 2 (c) shows the simulated output duty cycle of the PWCL under several PVT variations with an input duty cycle of 10% at 100 MHz, in which the duty cycle errors are below ±1% in all cases.
With the comparison to other PWCLs that have been realized, the proposed PWCL has the obvious advantages at the range of input clock duty cycle, locking-time, jitter characteristic and chip area. Table I presents the performance comparisons of the proposed PWCL and others. Table I . Performance comparisons of PWCLs.
Conclusions
In this paper, a fast-locking, high-precision and low-jitter PWCL is presented. Mended from the conventional PWCL, the system uses the single edge to adjust the duty cycle accurately. An improved charge pump is used to reduce the jitter and error of duty cycle greatly. The locking time is shorted by utilizing the start-up circuit to initialize the charge pump voltage. The proposed PWCL can be used in various applications, especially in the high-speed and high-precision pipelined ADC.
